

The logo for EDICON 2018, featuring the text "EDI" in a large, bold, black font above "CON" in a smaller, bold, black font, all contained within a blue-bordered square.

2018

Electronic Design **Innovation**
Conference & Exhibition


The text "October 17-19 2018" is positioned above "Santa Clara Convention Center" and "Santa Clara, CA". The background of the header features a blue circuit board pattern with white arrows and circular symbols.

A Traceable Workflow for Software Defined Radio Development


Travis Collins, PhD
Andrei Cozma, PhD
Analog Devices, Inc.
<travis.collins@analog.com>

Problems with SDR

- Software Defined Radio (SDR) is the unique combination
 - RF Design
 - SoC Assembly
 - Digital Hardware
 - DSP Algorithms
 - Software Engineering
- Few people are the experts on all aspects
- Academically – there is little overlap



Typical Toolsets and Workflow For Algorithms





EDICON

2018

Electronic Design Innovation
Conference & Exhibition



October 17-19 2018
Santa Clara Convention Center
Santa Clara, CA

Hardware

Start with Evaluation
Board/Hardware



Build Custom
Demo/Eval Board To
Test Functionality




Build Final Production
Board For
Deployment

- Hardware
 - AD-FMCOMMS2-EBZ (AD9361)
 - Narrow RF Tuning Range
 - AD-FMCOMMS3-EBZ (AD9361)
 - Wide RF Tuning Range
 - AD-FMCOMMS4-EBZ (AD9364)
 - Narrow and Wide tuning range
 - AARADIO (AD9361)
 - Narrow RF Tuning Range
 - RF SOM (AD9361)
 - Wide RF Tuning Range
- Software
 - Device drivers
 - Linux and/or No-OS
 - FPGA HDL
 - IIO scope
 - Data visualization application
 - Graphical configuration application
- Not enough to make a data link



ZC706 + FMCOMMS2



Arrow SoCkit + ARRADIO



RF SOM + Breakout Board


AD936X Transceiver Family



- **AD936X** is the SDR standard for high performance agile transceivers
- **RF-SOM** helps streamline system integration and development
- **PackRF** is a complete deployable system example

PackRF Details

- Example design which shows how to design RF SOM into a custom carrier
- Custom Carrier includes:
 - OLED
 - Nav Switch
 - Power Button
 - Wake on RTC
 - Power over Ethernet (PoE+)
 - Automotive DC-DC converter
 - 8 – 48V DC input
 - Battery Management
 - Hot Power swap
 - Inertial Measurement Unit
 - Six Degrees of Freedom
 - GPS Chipset
 - 1 PPS in and out
 - Audio headset (stereo headphones, mic and button control)



The logo for EDICON 2018, featuring the text "EDI" in a blue box above "CON" in a white box with a blue border.

2018

Electronic Design Innovation
Conference & Exhibition

The text "October 17-19 2018" and "Santa Clara Convention Center Santa Clara, CA" is positioned on the right side of the banner, next to a circular icon with an 'X' and an arrow pointing right.

Model Based Design Workflow With Hardware

**EDI
CON**

2018



Electronic Design **Innovation**
Conference & Exhibition

October 17-19 2018
Santa Clara Convention Center
Santa Clara, CA


Simulation and
Code Generation
Tools

Transitional
Hardware

Flexible
Infrastructure



Coder Tools



Research

- AD9361 Behavioral Simulation
- PlutoSDR Streaming to MATLAB

Algorithm Development

- MATLAB reference implementation
- Hardware streaming

Design Elaboration

- Simulink modeling
- Hardware streaming
- Data type conversion

Prototype

- Deployment to development board
- Design optimization
- HDL Integration
- Driver Integration

Production

- Deployment to custom hardware
- Validation with complete hardware solution

PlutoSDR

Streams over USB

Includes : Host Libraries (libiio, libad9361-iio), GUI Software, GNU Radio and MATLAB application interfaces

RFSOM+FMC Carrier or Eval FMC + FPGA Carrier

Streams over USB/Ethernet, allows access to FPGA and local CPU (standalone operation), blue wire to HW

Includes above plus : Device Drivers, HDL interfaces, HDL libraries, Schematics, Gerber

PackRF or RFSOM + Custom Carrier

Prototype field testing, trials or bake off

Includes above plus standard peripheral access (screen, battery, GPS, PoE, Audio, etc)


Custom

Does whatever you want

Could include one or more or none of ADI: Host Libraries, GUI Software, Device Libraries, Device Drivers, HDL, Schematics, Gerber




Example Reference Design Demonstrating Workflow



- Example design works through QPSK modem development
- Example details:
 - QPSK PHY with continuous link
 - Simple FDD system (MAC)
 - Built with common algorithms



Where can I get the code?



ADI PackRF QPSK Modem
version 1.0 (92.5 MB) by Travis Collins
Fully deployed modem design and workflow models for QPSK narrowband modem
10 Downloads
Updated 15 May 2018
from **GitHub**

Learn More Add

Overview

This example design shows a complete workflow from a MATLAB floating point reference design to a HDL capable Simulink model.
Primary documentation: https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms2-ebz/software/matlab_bsp_modem
The main example, which integrates the generated PHY from HDL-Coder and a TUN/TAP interface, can be deployed on the PackRF prototype development kit based on the ADRV9361-Z7035

To build the BOOT.BIN for deployment on the PackRF perform the following:

1. Download the linked repository
2. Launch MATLAB
3. Navigate to the repo in MATLAB: `cd(<MathWorks_tools directory>)`
4. Add ADI BSP to path: `addpath(genpath('hdl_wa_bsp'))`
5. Install BSP: `AnalogDevices.install`
6. Navigate to examples: `cd('targeting_models/modem-qpsk')`
7. Add necessary libraries to path: `startup`
8. Configure HDL compiler: `setupHDL`
9. Navigate to demo: `cd('FixedPoint/demos/ADI_DMA_TT')`


- Available in Add-On Explorer today
- 3 main reference designs
 - MATLAB Floating-Point
 - Simulink Floating-Point
 - Simulink Fixed-Point
- 5 deployable examples that show debugging techniques
 - Standard IQ
 - External Mode
 - AXI-MM
 - FPGA Capture
 - PackRF Custom BSP
- Testing harness
- Utility scripts

Workflow




A True Multi-Domain System-Level Model

- Standard and custom test signals
- Tunable RF receiver
 - Gain dependent IP2, IP3, LO leakage, I/Q imbalance
- Third order delta-sigma ADC
- Programmable analog and digital filters
- AGC described with a time-triggered state machine
- Simulates 1 LTE frame (10ms) in minutes
- The simulation behavior validated against actual silicon



Blocks and System Objects



```
>> rx = sdrxx('ZC706 and FMCOMMS2/3/4');
>> rx = sdrxx('ZedBoard and FMCOMMS2/3/4');
>> rx = sdrxx('ADI RF SOM');
>> rx = sdrxx('Pluto')
```


```
rx =
```

```
comm.SDRRxPluto with properties:
```


```
DeviceName: 'Pluto'
RadioID: 'usb:0'
CenterFrequency: 2.4000e+09
GainSource: 'AGC Slow Attack'
ChannelMapping: 1
BasebandSampleRate: 1000000
OutputDataType: 'int16'
SamplesPerFrame: 3660
ShowAdvancedProperties: false
```

Integration with custom software – IIO, A Kernel Subsystem for Converters

- The Linux industrial I/O subsystem is intended to provide support for devices that, in some sense, are analog-to-digital or digital-to-analog converters
 - Devices that fall into this category are:
 - Precision ADCs, high-speed ADCs
 - Precision DACs, high-speed DACs
 - Accelerometers, gyroscopes, IMUs
 - Capacitance-to-Digital converters (CDCs)
 - Pressure, proximity, temperature and light sensors
 - Health, chemical, magnetometer, amplifiers, etc.
 - Can be used on ADCs ranging from a SoC ADC to >1000 MSPS
 - Mostly focused on user-space abstraction, but also in-kernel API for other drivers exists
 - IIO to Linux input or HWMON subsystem bridges



Workflow



MATLAB:

Floating-Point Reference
Model

- Vector based
- Fast running
- Simple to debug
- Best possible algorithmic performance

Simulink:

Implemented Algorithm Model

- Scalar design
- Control signal propagation model
- Algorithmic performance identical to MATLAB only

Simulink

Fixed-Point HDL Capable
Model

- Fixed-Point HDL Capable
- Meets test points for performance validation


Model Representation
+
Scalar Conversion

Fixed-Point Conversion
+
Model Pipelining



Validation

Fixed-Point Conversion

- Fixed-Point conversion tools
 - Fixed-Point Designer
 - Fixed-Point Tool
 - Toolbox mirrored functionality between MATLAB and Simulink
 - MATLAB Function blocks
 - Iterative optimization from high level constraints




es not meet the tolerances.
es not meet the tolerances.
es not meet the tolerances.
es not meet the tolerances.
es not meet the tolerances.
es not meet the tolerances.
ets the tolerances.
6
ets the tolerances.
- Updated best found solution, cost: 304
- Evaluating new solution: cost 300, meets the tolerances.
- Updated best found solution, cost: 300
- Evaluating new solution: cost 299, meets the tolerances.
- Updated best found solution, cost: 299
- Evaluating new solution: cost 298, meets the tolerances.
- Updated best found solution, cost: 298
- Evaluating new solution: cost 297, meets the tolerances.



Waveform
Generation



Channel Models Hardware Interfaces



Receiver IP

MATLAB

```
% Descramble
rxDescram = descr(rxData);
% Viterbi decode the demodulated data
dataHard = vitdec(rxDescram,trellis,tbl,'cont','hard');
% Removing coding delay
rxDataWithTail = dataHard(tbl+1:end);
% Remove tail bits
rxDataWithCRC = rxDataWithTail(1:end-nTail);
% Check CRC
[rxData,e] = crcDec(rxDataWithCRC);
if e
    log(testCase,2,'CRC Failed.');
```

```
    crcChecks = [crcChecks,1];
    failures = [failures;4];
```

```
else
    log(testCase,2,'CRC Passed.');
```

```
    crcChecks = [crcChecks,0];
    failures = [failures;0]; %#ok<*AGROW>
    packetBits = {packetBits;rxData};
end
```

end

```
log(testCase,4,'Receiver done processing data.');
```

```
% Pack results
results = struct('packetsFound',packetsFound,...
    'crcChecks',crcChecks,'failures',failures);
```

Similar features apply to Simulink models

Workflow



SimulinkFixed-Point HDL Capable
Model

- Fixed-Point HDL Capable
- Meets test points for performance validation


Code Generation

Deployed
Model

Optimize

Support Packages

- The bridge between MATLAB and Simulink and Hardware
- Enable radio I/O, prototyping, and production deployment
- **Hardware Support Packages** are available via the add-on explorer in MATLAB
 - Provide board-specific **reference designs** for C and HDL code generation
 - Provide portable Linux drivers for data I/O
- Third-party-authored **reference designs** enable custom hardware targeting
 - Leverages published APIs



**EDI
CON**

2018

**Electronic Design Innovation
Conference & Exhibition**

**October 17-19 2018
Santa Clara Convention Center
Santa Clara, CA**

Hardware:

Transceiver

AD9361

HDL Reference
Designs:


Xilinx


Intel

Device Software:


Linux

Bare Metal OS





libIIO





```
struct iio_context *ctx;
struct iio_device *dev;
struct iio_channel *ch;
```


```
/* Error handling is missing */
```



```
ctx = iio_create_default_context();
dev = iio_context_get_device(ctx, 0);
ch = iio_device_get_channel(dev, 0);
```

```
iio_device_attr_write_longlong(dev, "sample_rate", 1000);
iio_channel_attr_write_double(ch, "scale", 0.525);
```












Inserted into ADI HDL reference design







Deployed Debugging Options

- Standard streaming from base reference design:
 - These will always exist and always must be mapped
 - Can handle high speed data
- External Mode:
 - Utilize for low-speed analysis and tuning
- **IIO AXI-MM:**
 - Built on top of IIO infrastructure
 - Works at high speed without Embedded Coder
- **FPGA Capture:**
 - Timing diagram debugging
 - Very useful for debugging IP integrations





%% Writers

% Frequency Recovery Loop Bandwidth

```
w1 = matlabshared.libiio.aximm.write('uri', radioIP);
w1.AddressOffset = hex2dec('100');
w1.HardwareDataType='int16';
```

% Equalizer Step Size


```
w2 = matlabshared.libiio.aximm.write('uri', radioIP);
w2.AddressOffset = hex2dec('104');
w2.HardwareDataType='int16';
```

% IQ Scope Selection

```
w3 = matlabshared.libiio.aximm.write('uri', radioIP);
w3.AddressOffset = hex2dec('108');
w3.HardwareDataType='int8';
```

% Debug Status Signal Selection

```
w4 = matlabshared.libiio.aximm.write('uri', radioIP);
w4.AddressOffset = hex2dec('10C');
w4.HardwareDataType='int8';
```





Targeting Custom Hardware

Workflow




EDI
CON

2018

Electronic Design Innovation
Conference & Exhibition

October 17-19 2018
Santa Clara Convention Center
Santa Clara, CA



Algorithm
Unchanged


Same RF-SOM

New Carrier
Board

Same
Connectivity



- Path from supported development hardware to production hardware
- Documented process from MathWorks called **Board Support Packages**
 - ADI maintains examples for different board variants
- Provides same connectivity in final production hardware back to MATLAB



1.3. Set Target Interface

Analysis (^Triggers Update Diagram)
Set target interface for HDL code generation

Input Parameters

Processor/FPGA synchronization: Free running

Target platform interface table:

Port Name	Port Type	Data Type	Target Platform Interfaces	Bit Range
dataRe	Inport	int16	Rx data I1 In [0:15]	[0:15]
dataIm	Inport	int16	Rx data Q1 In [0:15]	[0:15]
Enable	Inport	boolean	Rx data Valid In	[0]
bytesOut	Outport	ufix64	External Port	-
validOut	Outport	boolean	External Port	-
sync	Outport	boolean	External Port	-
payloadLenOut	Outport	uint16	External Port	-
dataRe	Outport	sfix16_En...	Rx data I1 Out [0:15]	[0:15]
dataIm	Outport	sfix16_En...	Rx data Q1 Out [0:15]	[0:15]
validEQ	Outport	boolean	Rx data Valid Out	[0]

- **Hardware Support Package (HSP)**


- Standard development kits
- Fixed reference designs
- Fixed board registration
- End targets:
 - MATLAB/Simulink
 - ARM codegen application

- **Board Support Package (BSP)**

- Custom boards (ex: PackRF board)
- Custom reference designs
- Custom registration API
- End target:
 - Up to user
 - TUN/TAP in our design


• Without custom BSP

- Back & forth between teams
- Interface definition mismatch probability
- Prone to errors between steps



• With custom BSP

- Same person does all the steps
- Stay in the same flow as for the previous designs
- Reduced integration time



- ▶ Process is well documented with MATLAB
- ▶ ADI BSP is an example of using this workflow
- ▶ HSPs from MathWorks are also examples of this workflow

Documentation

☰ CONTENTS Close

< Documentation Home

< HDL Coder Support Package for Xilinx Zynq Platform i

Setup and Configuration

Getting Started

Modeling

Custom IP Core Generation

Custom Board and Reference Design

Deployment

Examples

Classes

Release Notes

Custom Board and Reference Design

Define and register custom reference design or custom board for Xilinx® Zynq® Platform.

HDL Coder™ can generate an IP core that you can deploy to the Xilinx Zynq Platform. You can integrate the ger that you can register for the board.

Classes

hdlcoder.Board	Board registration object that describes SoC custom
hdlcoder.ReferenceDesign	Reference design registration object that describes

Topics

Board and Reference Design Registration System (HDL Coder)

System for defining and registering boards and reference designs

Register a Custom Board (HDL Coder)

Define the interface and attributes of a custom SoC board. After defining the board, you can target it using the IP

Register a Custom Reference Design (HDL Coder)

Define the interface and attributes of a custom SoC reference design. After defining and registering the referenc

Define Custom Parameters and Callback Functions for Custom Reference Design (HDL Coder)

Learn how to define custom parameters and custom callback functions for your custom reference design.

Define and Add IP Repository to Custom Reference Design (HDL Coder)

Learn how you can create an IP repository and add the IP modules in the repository to your custom reference de

Where can I get the code?

The screenshot shows the MATLAB Add-On Explorer window. At the top, there's a navigation bar with 'R2018b now available' and a search bar. The main content area displays the 'Analog Devices Inc. Board Support Packages' add-on. It includes a thumbnail image of a circuit board, the version number (17.2.1, 103 MB), and the author (Travis Collins). A link to the GitHub repository is provided: https://github.com/analogdevicesinc/MathWorks_tools. There are 'Learn More' and 'Download' buttons. The 'Requires' section lists Simulink, Communications Toolbox, DSP System Toolbox, and HDL Coder. The 'MATLAB Release Compatibility' section indicates it was created with R2017b and is compatible with R2017b to R2017b. The 'Platform Compatibility' section shows checkboxes for Windows, macOS, and Linux, with Linux selected. A comment from Greg Drayer is visible, dated 6 Aug 2018, discussing the migration of the submission to the new packaging format.

Research

- AD9361 Behavioral Simulation
- PlutoSDR Streaming to MATLAB

Algorithm Development

- MATLAB reference implementation
- Hardware streaming

Design Elaboration

- Simulink modeling
- Hardware streaming
- Data type conversion

Prototype

- Deployment to development board
- Design optimization
- HDL Integration
- Driver Integration

Production

- Deployment to custom hardware
- Validation with complete hardware solution

PlutoSDR



RFSOM+FMC Carrier or Eval FMC + FPGA Carrier



PackRF or RFSOM + Custom Carrier



Custom



The logo for EDICON 2018, featuring the text "EDI" in a blue box above "CON" in a white box with a blue border.

2018

Electronic Design **Innovation**
Conference & Exhibition

The event details: "October 17-19 2018", "Santa Clara Convention Center", and "Santa Clara, CA".

- Thank You!
- Questions?