

Signal Integrity Analysis on High-Density Silicon Interposer Package Technology for Next-Generation Applications

Surender Singh, Taranjit Kukal Cadence Design Systems, Inc.



Introduction

Silicon Interposer vs Package-on-Package (PoP)

Test Vehicle

- Simulation Results
- Conclusions



Introduction

- Silicon Interposer vs PoP
- Test Vehicle
- Simulation Results
- Conclusions



Introduction

- Advanced packaging trends driven by
 - Heterogenous integration
 - More than Moore...
 - Advanced packaging technologies





Heterogeneous Integration... Transforming Moore's Law





Advanced Packaging Technologies

- High-performance computing
- High-speed, low-latency communications

Density

Internet of Things Consumer products Si Interposer **Organic Substrate** Wafer-Level Packaging 15um/15um/50um 9um/12um/50um 5um/5um/40um 3um/3um/9um 2um/2um/8um 2um/2um/2um Line/Space/Via Line/Space/Via Line/Space/Via Line/Space/Via Line/Space/Via Liné/Spaće/Via



Introduction

Silicon Interposer vs PoP

- Test Vehicle
- Simulation Results
- Conclusions



Silicon Interposer vs PoP

- Heterogeneous construction integrates the ASIC die multiple high-bandwidth memory (HBM) stacks; achievable through
 - Si-Interposer configuration
 - PoP configuration





Si Interposer Overview





PoP Overview





Introduction

Silicon Interposer vs PoP

Test Vehicle

- Simulation Results
- Conclusions



Si-Interposer Design: Topology

						Concession in which the local division in which the local division is not the local division of the local division in the local dint
			_			
	**********		THE OWNER WHEN PARTY NAMES IN COLUMN		THE OWNER WHEN PARTY NAMES	
-				_		
			and the second second		the second s	
•			the second se		and the second sec	
			and the second se			
and the second se						and the second second
				The second se		
			and the second se			
	the second s		and the second second			







Si-Interposer Design: Components

- 4 HBM stacks
- 1 CPU
- Thin-film interposer





Si-Interposer Design: Specifications

- Total bumps: 188K bumps
 - ASIC die: 168K bumps
 - ASIC Die: Split into 6 dies (each 28k bumps)
- No of HBM: 4 dies
 - Each HBM: 5K bumps
 - total 20 K bumps





Introduction

Silicon Interposer vs PoP

Test Vehicle

- Simulation Results
- Conclusions



Model Extraction in 3D-FEM





3D-FEM provides full-wave solver for accurate analysis of complex 3D structures

Adaptive meshing example Variation of insertion loss during adaptive meshing



Model Extraction in 3D-FEM

3DFEM Full-Wave Extraction	*	4 1 1 1 2		
Layout Setup	\odot			
Load Layout File Check Stackup Select Nets		II		
Simulation Setup	\bigcirc	4		
✓ Enable 3DFEM-FW Mode Generate Port(s)		2	\$ X X	
3DFEM Simulation Options	\bigcirc	12		
Frequency Settings Solver Options Geometry Options			SECTION OF CONTRACTOR	
Cut-Stitch Options		-1		
Cut and Stitch Options Split Cutting Polygons Generate spds		1700 1200 1200 1200 1200 1200 1200 1200		
Simulation	۲			



Model Extraction in 3D-FEM







S-Parameter Extraction with 3D-FEM







Return Loss and Insertion Loss in PoP Design





Time Domain Simulation





Si-Interposer Testbench and Simulation





POP Testbench and Simulation





Introduction

- Silicon Interposer vs PoP
- Test Vehicle
- Simulation Results
- Conclusions



Conclusion

- Advanced-package design needs
 - Handling of large die(s) in terms of managing connectivity
 - Splitting single die into segments is useful
 - Use of Guard-Band to reduce cross-talk between traces is effective
- Si-Interposer can provide significant electrical performance improvements over traditional PoP technology
 - Return loss improved -10dB approximately
 - Insertion loss improved -1dB approximately
 - Eye opening is better in silicon interposer design



Acknowledgements

 John Park: Product Management Director, Cadence IC/Package Solutions