



EM Verification Within a Custom IC Design Platform

Method-of-Moments EM for Silicon Design

Dr. John Dunn Electromagnetic Technologist




AWR Group, NI

Agenda

- Part 1: AXIEM simulator works in Virtuoso RF
 - Who is NI, AWR Group?
 - What is AXIEM software?
- Part II: Why AXIEM software for silicon?
 - Full-wave, planar EM simulator
 - Efficient mesh and solve engines
 - Used for distributed structures such as spiral inductors
- Part III: Important issues when using AXIEM simulator
 - Ports and grounds
 - Meshing and Q
 - How the Simulator Solves
- Conclusions

National Instruments

Markets Served Lab & production test systems & control systems
Annual Revenue >\$1.3 billion
Global Operations > 7,000 employees
Largest Segment Semiconductor



National Instruments Role in Semiconductor & Module Design Flow

NI playing a bigger role in the semiconductor market

- Many companies using NI in lab characterization
- RF design tools, SDR wireless prototyping
- STS semiconductor production test platform



Design &
Prototyping



- Chip
- Module
- System



Lab Characterization



LabVIEW + PXI

Production Test




STS – Semiconductor Test
System



ni.com/awr




AWR Products



***A unified system, chip, board, and
module high-frequency design platform***

AXIEM EM Simulator


- Gridless, method-of-moments, open boundary 3D planar solver
 - Solves for currents on horizontal metal and vertical vias
 - Planar, dielectric layers
 - **Sounds like a silicon chip! ... or a board! ... or a package!**
- Generates S-parameters
- Flexible port options
 - Ground references – many options
 - Placement of port – interior or edge
- Mesh
 - Surface of metal meshed
 - Thick or thin metal
- Shape simplification rules
 - Merges vias and simplifies currents
- High capacity / speed solve
 - Iterative multipole – $O(N \log N)$




Traditional AXIEM Flow in Microwave Office

Software for Cadence


1. Import layout from Virtuoso



2. Set up ports and simulation settings



3. Generate S-parameters





4. Put in circuit simulator

Simulator options

- Export to Cadence
- Import Spectre netlist-run Microwave Office APLAC engine

New Flow in Virtuoso – Golden Schematic Flow (IC Layout)

Design Optimization and Layout Verification via Single Schematic



Axiem Model in Virtuoso RF

Virtuoso® Schematic Editor XL Reading: zambezi45 pll_vco_core schematic Con

Launch File Edit View Create Check Options Window Help

Constraints

NOTE: This design is intended to be an example of a methodology for designing a frac-N PLL in a "generic" CMOS process. This design has been targeted at typical process and has not been fully evaluated over process and environmental corners.

7mA

7mA

cadence Analog/Mixed Signal Design Group

Cadence Design Systems Inc. FRACTIONAL PLL 45nm GPDK

pll_vco_core zambezi45

mouse L: schSingleSelectPt() M: hiZoomAbsoluteScale(hiGetCurrentWindow()) 0.9 R: schHiMousePopUp()

23) Cmd: Set 1

Virtuoso® Layout Suite EAD Editing: zambezi45 pll_vco_core layout *

Launch File Edit View Create Verify Connectivity Options Tools Window Optimize Floorplan Place Route VRF Help

Palette Layers

Valid Used Routing

Filter Filter

Nwell drawing

AV NV AS NS

gscib045_tech

Name Vis Sel

All Layers

Layer	Purpose	V	S
Nwell	drawing	✓	✓
Oxide	drawing	✓	✓
Oxide_thk	drawing	✓	✓
Poly	drawing	✓	✓
Pimp	drawing	✓	✓
Nhvt	drawing	✓	✓
Nlvt	drawing	✓	✓
Nimp	drawing	✓	✓
Phvt	drawing	✓	✓
Plvt	drawing	✓	✓
Nzvt	drawing	✓	✓
SiProt	drawing	✓	✓
Cont	drawing	✓	✓
Metal1	drawing	✓	✓
Via1	drawing	✓	✓
Metal2	drawing	✓	✓
Via2	drawing	✓	✓
Metal3	drawing	✓	✓
Via3	drawing	✓	✓
Metal4	drawing	✓	✓
Via4	drawing	✓	✓
Metal5	drawing	✓	✓
Via5	drawing	✓	✓

Objects

Instances Pins

Objects Grids

Navigator Palette EAD Browser

Model Assistant

Name	Simulator	Corner	Custom
AXIEM	AXIEM	typ	<none>
3D-EM	3D-EM	typ	<none>

Selection **Model Assistant** Results

Model Name: AXIEM

Instances/ Nets

Object Selection

Instances




Nets

mouse L: mouseSingleSelectPt() M: hiZoomAbsoluteScale(hiGetCurrentWindow()) 0.9 R: _ixHiMousePopUp()


12) > Cmd:

Process Setup: PDK ict/qrcTechFiles



All setup is in Virtuoso Model Assistant



Simulation Settings



AXIEM simulator is
running in the
background



Preview Mesh

The image displays two software windows. The left window is 'Sigrity 3D-EM' and the right is 'ParaView 5.0.0 64-bit'.

Sigrity 3D-EM Models Table:



Name	Material	Type	Custom
AXIEM	AXIEM	typ	<none>
3D-EM	3D-EM	typ	<none>

A red box highlights the 'Preview Mesh' button in the Sigrity 3D-EM interface.


ParaView 5.0.0 64-bit Interface:

- Pipeline Browser:** Shows 'builtin: MyMesh.vtu'.
- Properties Panel:**
 - Information:** Properties (Apply, Reset, Delete, ?)
 - Search:** Search ... (use Esc to clear text)
 - Properties (I):** Cell/Point Array Status
 - Matl_ID
 - Net_ID
 - Display (Uns):** [Icons]
 - Representation:** Surface With Edges
 - Coloring:** Matl_ID (Show, Edit, Rescale)
 - Styling:** Opacity 1
- RenderView1:** Displays a 3D mesh of a complex, multi-layered structure. A color bar on the right indicates 'Matl_ID' values ranging from 6.000e+00 to 2.700e+01.

Extract S-Parameters With AXIEM Simulator




Extracted View Creation





- Replaces model in schematic with S-parameters
- Layout remains – so don't break LVS,...


Extracted View Creation




ind1 removed




Extracted View Creation






ind1 removed




AXIEM S-Parameters



Back Annotation: S-Parameters in Extracted View




VCO Results




Why EM Simulation for Analog Silicon?

- Traditional analog flow - silicon
 - Device models – field-effect transistors (FETs), ...
 - Nets treated as parasitics – modeled as “lumped” elements
 - Traditionally an RC extraction
 - More recently, inductance included – higher frequencies
- Traditional III-V flow – gallium arsenide (GaAs), gallium nitride (GaN)
 - Nets are included as distributed line models
 - EM simulation is used for: checking models, coupling between elements, no model



GaAs power
amplifier chip





Places Where EM Simulation is Useful for Silicon



- EM simulation in silicon
 - Distributed structures – inductors
 - Coupling between elements – multiple inductors, pads, bond wires, ...
 - No model – ground meshes, ground issues, frequency dependent loss
- Effects become more important with higher frequency
 - Electrical length is longer
 - Coupling more likely
 - Imperfect ground more of an issue
 - Skin depth in metal – loss is changing
 - For instance, skin depth of Al at 1 GHz is ~ 2 microns
- ... And of course – getting on and off the chip!
 - Modules and board transitions
 - Bondwires, ball-grid arrays (BGAs), and more

The Spiral ... Classic Example




RF Concepts


- Smith chart
- Port impedance
- Differential ports

Issues When Using EM Simulators - Ground

- Ground is important for S-parameter definitions
 - Ports need a port ground definition
 - Where current comes from
 - Gives port voltage reference
- RF Concepts: S-parameter




Implicit grounded port



Series port and ground ring

Grounding Results and Q




Biggest difference is in the Q calculation, about 6%


RF Concept: Q

- Common figure of merit
- Notoriously hard to calculate
- Stored energy/loss
- Extremely sensitive to R
- Substrate loss usually dominates
- Different definitions of Q
- Grounding / return current matters
- Inductance is loop inductance

A More Single-Ended Example




Ports are farther apart
Ground is at infinity





Looks like an R L load – Port 2 is a 50-ohm load


Issues When Using EM Simulators - Mesh




1840 Unknowns



8800 Unknowns



Q Meshing - Results



Conclusions


- AXIEM best-in-class planar 3D EM simulator
 - Planar dielectrics, metal and vias – like silicon!
 - Integrated into Virtuoso
- EM simulators can be useful in silicon when:
 - Distributed effects matter - inductors
 - Frequency-dependent effects matter – resistance
 - Grounding issues – ground meshes, rings
 - Coupling effects
- EM simulator results depend on:
 - Grounding definitions of ports
 - Meshing

Appendix



AXIEM simulator and fast solvers

Meshing the Circuit




- Can mesh thick or thin metal
- Usually thick metal is used on chip

The mesh should capture the "look and feel" of the current:

- Continuous
- Differentiable - $dl/dx = -jwQ$
- Both X and Y directions
- Z direction for vias




"Rooftop" Basis Function



- Varies linearly in x
- Constant in y


Making the Matrix

The Completed Matrix Equation

$$\begin{bmatrix} 0 \\ 0 \\ \cdot \\ \cdot \\ \cdot \\ 1 \\ 0 \\ 0 \end{bmatrix} = \begin{bmatrix} A_{1,1} & A_{1,2} & \dots & A_{1,100} \\ A_{2,1} & A_{2,2} & & \cdot \\ \cdot & & & \cdot \\ \cdot & & & \cdot \\ \cdot & & & \cdot \\ \text{Coupling between rooftops 15 and 12.} & & & \\ & & A_{15,12} & \\ & & & \end{bmatrix} \begin{bmatrix} I_{x1} \\ I_{x2} \\ \cdot \\ \cdot \\ \cdot \\ I_{y1} \\ I_{y2} \end{bmatrix}$$


Only the cells on the impressed voltage gap give a non-zero contribution


Theoretical Time to Solve the Problem



The Matrix Solve – The Old Days

The matrix is $N \times N$ for N unknown currents.

- It is dense. ... i.e. ... all elements are non-zero.
- To fill the matrix takes $O(N^2)$ time.
- To solve the matrix directly ... takes $O(N^3)$ time ... using Gauss's law.



Mr. Carl Gauss

Iterative Solvers – can work faster than $O(N^3)$.

They can be as fast as $O(N \ln N)$.

Details to follow...


Fast Solvers

Matrix compression methods


- White et al – 1994 – precorrected FFT method
- Kapur et al – 1997 – IES³
- Jandhyala – 2005 - PILOT

These methods work directly from the matrix

Elements far from each other have small values




Simplify the Matrix



These values are:

- Small
- All about the same – as all cells in same group.



Note: It is important to number the cells so that close cells have close numbers. Often a renumbering step must be carried out.

A Smaller Matrix


If the elements of A are about the same ... we only need a few terms.

Image Compression



Original Image

572 X 572



$k = 8$

$8 \times 2 \times 572$

2.8 % of original data

A Smaller Matrix - 2



$k = 64$

$64 * 2 * 572$

11.1 % of original data



$k = 128$

$128 * 2 * 572$

22.2 % of original data

Condition Number of a Matrix

- Moment method matrices are **dense**
 - Can't throw out any elements that are bigger than $1/\text{condition number}$
 - Example – condition number = $1e6$... Can't throw out an element $1e-6$ big ... assuming largest element is 1
 - For an iterative solver – number of iterations \sim condition number

$$\begin{bmatrix} 1 & & .0014 \\ & 0.5 & \\ 1e-6 & & 1.5 \end{bmatrix}$$



Can't set to 0

Bad things are going on ...

- Must have high accuracy-math
- Can't use any approximations
- Eventually – just won't solve

When is the condition number bad?